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Analysis on Accuracy of Charge-Pumping
Measurement with Gate Sawtooth Pulses
P. T. Lai, J. P. Xu, C. K. Poek, and Y. C. Cheng, Member, IEEE
Abstract—Charge-pumping (CP) measurement is performed
on MOSFET’s with their gates tied to sawtooth pulses. Influence
of both rise time (tr) and fall time (tf ) on the CP current
of the devices with different channel lengths is investigated
at different pulse frequencies. Results show that the dominant
mechanism affecting the measurement accuracy is the energy
range of interface-trap distribution Dit(E) swept by the gate
signal for frequencies below 500 kHz and carrier emission for
frequencies above 500 kHz. For frequencies higher than 600 kHz,
incomplete recombination could be an additional mechanism
when tf is too short. Hence, it is suggested that low frequency
is more favorable than high frequency, especially for sawtooth
pulses with long tr and short tf , due to little carrier emission
and negligible geometric effects even for devices as long as 50
m. However, if high frequency (e.g., 1 MHz) is required to
obtain a sufficiently large S/N ratio in the CP current, sawtooth
pulses with equal tr and tf should be chosen for the least carrier
emission effect and thus more reliable results on interface-state
density. Moreover, for both sawtooth and trapezoidal pulses with
a typical amplitude of 5 V, a lower limit of 200 ns for tr and
tf is necessary to suppress all the undesirable effects in devices
shorter than at least 20 m.
Index Terms— Charge carrier processes, MOSFET’s, silicon
materials/devices.
I. INTRODUCTION
THE charge-pumping (CP) technique is a well-knownexperimental approach for assessing the interface-state
density of MOSFET’s [1], [2]. Using this technique, it
has been possible to measure the spatial variation of hot-
carrier-induced Dit near the drain [3]–[5]. The pulses applied
to the gate of the MOSFET can be square, triangular or
sawtooth waves. A strong dependence of the charge-pumping
current on the shape of the gate pulses was observed
[1], [2]. It was found that a geometric component in
[1], [6] leading to an unacceptable over-estimation of
happened especially for long-channel devices when square
pulses with short rise/fall times were used. However, this
geometric component could be suppressed by using sawtooth
pulses because of the longer rise/fall times available for the
mobile carriers to reach source/drain when driving the surface
back to accumulation [1], [2]. Hence, it is believed that the
sawtooth pulse has high potential in accurate estimation of
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Fig. 1. Schematic diagram of the setup for CP measurement.
Fig. 2. Definitions of rise time (tr), fall time (tf ) and the fraction of one
pulse period when the gate voltage is rising () for a sawtooth pulse.
However, different rise/fall times which are dependent
on frequencies and shapes of the sawtooth pulses would also
result in different and thus different , which is hardly
discussed in the literature. This work aims to carry out some
investigations on this aspect to determine the most suitable
shape of the sawtooth pulse at different frequencies which
could give the least error in CP measurement.
II. EXPERIMENTAL
The basic setup for CP measurement is shown in Fig. 1. An
HP3245A pulse generator is used to supply the gate sawtooth
pulses, and a reverse bias of 0.1 V is applied to the source
and the drain of a MOSFET. The substrate current of the
device is measured by an HP4145B parameter analyzer
with varying pulse base level to drive the silicon surface from
accumulation to inversion while keeping the amplitude of the
pulse constant ( V). Definitions of rise time and
fall time of the sawtooth pulses are presented in Fig. 2,
where is the pulse frequency and is defined as the fraction
of the period where the gate voltage is rising. Frequencies of
100 kHz–1 MHz are used in measurement with 0.3,
0.5, 0.7, and 0.9. The samples are nMOSFET’s with thermally
grown gate oxide (thickness: 200 A˚). Different channel lengths
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Fig. 3. Variation of maximum CP current (I
CPm
) with  for pulse fre-
quency f = 100 kHz and 1 MHz, respectively. (a) W=L = 12=1 m, after
stress of VD = 2VG = 7 V for 1000 s and (b) W=L = 12=6 m, fresh
device.
, , and m are used to examine the validity of
estimating when gate sawtooth pulses are used, while the
geometric effect is checked by means of trapezoidal pulses
with different and
III. RESULTS AND DISCUSSION
Fig. 3 shows the change of maximum charge-pumping
current with for different pulse frequencies and
device channel lengths. It can be seen that exhibits
opposite variation trend for kHz and 1 MHz.
for kHz is minimum but for MHz is maximum
at around , i.e., curve changes from U-shape
at 100 kHz to bell-shape at 1 MHz. The mechanism behind this
phenomenon could be explained by considering the following
time constants.
According to the discussion in [2], there are six different
processes during one cycle of the gate pulse, among which
the nonsteady-state emissions of holes from the interface states
to the valence band at the rising edge of the gate pulse and
electrons from the interface states to the conduction band at
the falling edge result in a decrease in The corresponding
Fig. 4. Surface potential  s as a function of  for different frequencies
and channel lengths.
emission times for electrons and holes can be expressed as [2]
(1)
(2)
where and are the flatband voltage and the threshold
voltage, respectively. By determining and from 75%
of at the rising edge and 25% of at the falling
edge of , respectively, and can be estimated.
It is found that decreases/increases as increases,
while electron and hole emissions seem to be dominant,
respectively, for and 0.9 due to their longer emission
times (see Table I).
When the gate voltage is close to at the rising edge or
at the falling edge, the trapping time constants of electrons
or holes become respectively important, which can
be approximately given by [1]
(3)
where is the thermal velocity of carriers, are the
capture cross sections of electron and hole and is the
surface concentration of carriers. With cm as
extracted from C-V measurements, cm/s,
cm and cm [7], and
can be estimated to be about 15 and 42 ns, respectively. The
times available for electron or hole capture or can
also be estimated simply from Fig. 2. includes the total
time when at both the rising and falling edges of the
gate pulse signal, while is the total time when
only at the falling edge. So, for different frequencies and
and can be calculated as shown in Table I.
From Table I, it can be clearly seen that electrons can
be trapped in a very short time, and thus electron filling of
interface traps should be complete even for at
MHz. However, hole filling of the traps during is probably
incomplete because of when at
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Fig. 5. Variations of maximum CP current (I
CPm
) and surface potential
 s with  for f = 500; 600 and 700 kHz. (a) W=L = 12=1 m; and
(b) W=L = 12=6 m:
MHz. On the other hand, the larger the the smaller/larger
is the effect of electron/hole emission on As a result,
there will be more electron and hole emissions which reduce
recombination due to longer emission time and
are close to 50%), and thus is smaller. For
at 1 MHz, the least emission and maximum recombination
occur due to the relatively shorter electron and hole emission
times ( and decrease to 40%), resulting in
largest However, for a lower frequency of 100 kHz,
variation with basically follows the trend of the surface-
potential sweep [2], with
and being the energy positions where electron and hole
emissions cease, respectively. Taking into account the carrier
emissions [2]
(4)
Setting it can be found that when
has indeed the minimum value, as depicted in





Fig. 6. CP curves measured by trapezoidal pulses at 100 kHz with different
tr and tf for devices with different channel lengths. (a) W=L = 12=6 m,
(b) W=L = 20=20 m and (c) W=L = 50=50 m:
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TABLE I
THE ESTIMATED VALUES FOR VARIOUS TIME CONSTANTS
variation with should primarily be responsible for the
variation with kHz due to shorter electron
and hole emission times ( and are only
19%). In fact, from 100 kHz to 1 MHz, the variation
undergoes a progressive transition, with a transition frequency
somewhere in 500–700 kHz. As shown in Fig. 5, for 500
kHz, the dominance of on is greatly weakened
by the carrier emission processes at around and
When is increased to 600 kHz, the effects of carrier emis-
sion become further stronger at the two ends and obviously
dominant for kHz. Physically, as long as the rate
of change of trapped charge density as imposed by the
carrier emission is larger than the rate of change
of trapped charge density required to maintain steady-state
condition , the channel is in steady-state condition
[8]. Since [2], the demand of
is readily met at low frequencies, and
thus it is possible to keep the trap occupation in dynamic
equilibrium with the voltage sweep. This is why and
have the similar behavior at kHz. However,
as increases to 1 MHz, and thus increase
by a factor of 10 and so it is difficult to maintain the channel
in steady-state regime for a large part of and , especially
for around 0.1 or 0.9. Hence, the carrier emission effect
increases and becomes like that in Fig. 3, instead
of like Moreover, it is interesting to note that when
at 600 kHz, ns which gives a of 42
ns, equal to the estimated hole trapping time in Table I. This
implies that when ns, incomplete recombination at
the falling edge would occur. From the results in Fig. 5 and
the above discussion, it is reasonable to take 500 kHz as a
critical frequency under which the effects of carrier emission
under long or and incomplete recombination under short
on can be ignored, resulting in a lower limit of 200 ns
for and with V.
Fig. 3 shows that at is always slightly larger
than the one at for both 100 kHz and 1 MHz although
they have almost the same as calculated in Fig. 4. There
are two possible reasons: 1) the geometric effect at
and 2) the carrier emission effect with electron emission at
more than hole emission at , which is
supported by their different emission times




for a transistor with W=L = 12=6 m
before and after stress (VD = 2VG = 7 V for 1000 s). Pulse frequency is 100
kHz. It can be seen that the larger the D
it
, the larger is the electron emission
effect at  = 0:1 than the hole emission effect at  = 0:9:
Since of the 1- m device (which should hardly has any
geometric effect) exhibits a trend similar to that of the 6- m
device and the CP curves of the latter measured by trapezoidal
pulses with the same of 100 ns do not show any geometric
effect [see Fig. 6(a)], the carrier emission effect should be
dominant. Furthermore, the larger the in the device, the
more obvious the carrier emission effect seems to be, due
to the fact that the difference between the ’s of the 6-
m device at and 0.9 increases from 2 pA before
stress to 18 pA after stress V for 1000
s), as shown in Fig. 7. This is also reflected from the 1- m
device in Fig. 3(a) which has gone through the same stress
in order to produce a measurable However, for devices
with longer channel, the geometric effect should play a role,
based on the results shown in Fig. 8, where the difference
between ’s at and 0.1 with MHz increases
from 0.17 pA per m width for the 6- m fresh device to
1 for the 20- m fresh device and 300 for the 50- m fresh
device. The hump in the saturation region of Fig. 6(b) and (c)
for ns also indicates the geometric effect [2]. So,
it can be proposed that the combined effects of the geometric
component and carrier emission for ns) and
the carrier emission effect for ns) result in
a larger difference for the long-channel devices. More
significantly, Fig. 6(b) and (c) illustrate that the geometric
effect is negligible if longer than 150 ns for the 20- m
device and 300 ns for the 50- m device. This demonstrates
that the lower limit of 200 ns for and derived above is
also greatly favorable in eliminating the geometric effect for
shorter than at least 20 m and measured by sawtooth
pulses at a low frequency of 100 kHz should hardly have any
geometric component even for due to a long of
1 s
The above discussions have shown that the carrier emission
effect is highly sensitive to For kHz, its effect is
fully displayed in due to relatively long and , and low
resulting in different for different , as shown
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Fig. 8. Maximum CP current (I
CPm
) variations of two long-channel de-
vices with  for a pulse frequency of 1 MHz. It can be seen that the geometric
effect distinctly appears at around  = 0:9:
Fig. 9. Measured D
it
under different f and  for two devices with
W=L = 12=1 and 12/6 m, respectively.
in Fig. 4. Therefore, the measured at different as shown
in Fig. 9 should correspond to interface-state density averaged
over different energy range of Since interface traps
have a U-shape distribution in the band gap with a flat region
covering an energy range of 0.56 eV near midgap [9],
should be set at 0.9 for a low frequency around 100 kHz with
eV from Fig. 4 in order to sweep an energy range
as wide as possible and thus characterize the interface-state
density more accurately. For high frequencies (e.g., 1 MHz),
since the carrier emission effect is larger than that at low
frequency, all the measured at different are smaller, with
the value at closest to that measured with
kHz due to the least carrier emission effect. Therefore, when
sawtooth gate pulses are used to measure , low frequency
and short (dependent on the signal generator used, in our
case, maximum giving a minimum ns
for 100 kHz) are suitable. If frequencies higher than 500 kHz
are employed for obtaining a larger in noisy situations,
should be set at around 0.5.
IV. SUMMARY
Influence of rise time and fall time of sawtooth
pulses on the CP current of MOSFET’s with different channel
lengths is investigated for different pulse frequencies. It is
found that the geometric component of the CP current can
be ignored for channels shorter than at least 6 m under
a high pulse frequency of 1 MHz, and for even longer
channels under lower frequencies. Main mechanisms affecting
measurement accuracy are attributed to the energy range of
interface traps swept for low frequencies (below 500 kHz)
and carrier emission for high frequencies (above 500 kHz),
with the effect of electron emission overwhelming that of hole
emission. For frequencies higher than 600 kHz, incomplete
recombination could also occur for ns. As a result,
5-V sawtooth or trapezoidal pulses with 200-ns and
are demonstrated to be efficient in suppressing the carrier
emission, incomplete recombination and geometric effects for
devices shorter than at least 20 m Therefore, low-frequency
pulses around 100 kHz with long and short are preferred
to obtain over a wider energy range and decrease the
electron emission effect. If high frequency has to be used to
enhance the signal, pulses with the same and can
result in the least carrier emission effect and thus more accurate
value.
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